VetJobs - The Leading Military Job Board

Requisition ID: R10169395

• Category: Engineering

• Location: San Diego, California, United States of America

• Clearance Type: SAP

• Telecommute: No- Teleworking not available for this position

• Shift: 1st Shift (United States of America)

• Travel Required: Yes, 10% of the Time

• Relocation Assistance: Relocation assistance may be available

At Northrop Grumman, our employees have incredible opportunities to work on revolutionary systems that impact people's lives around the world today, and for generations to come. Our pioneering and inventive spirit has enabled us to be at the forefront of many technological advancements in our nation's history - from the first flight across the Atlantic Ocean, to stealth bombers, to landing on the moon. We look for people who have bold new ideas, courage and a pioneering spirit to join forces to invent the future, and have fun along the way. Our culture thrives on intellectual curiosity, cognitive diversity and bringing your whole self to work — and we have an insatiable drive to do what others think is impossible. Our employees are not only part of history, they're making history.

Explore a career engineering what’s possible as a Digital Verification Engineer in San Diego, CA.

What You'll Get to Do:

Our Advanced Digital Engineering organization creates the next generation of communications and signal processing systems and will take ideas from concept to working systems aboard the world’s most advanced platforms. We bring design to life in our San Diego labs and have on-site advanced manufacturing just minutes from the beach Southern California is famous.

As a Digital Verification Engineer at Northrop Grumman, you will have an opportunity to be a part of an organization that is collaborative, open, transparent, and team-oriented with a focus on team empowerment & shared responsibility, flexibility, continuous learning, and a culture of automation.

We’re asking: are you ready to challenge the impossible and define possible? If you have hands-on experience in FPGA Development with VHDL, apply today.

Roles and Responsibilities:

• The Digital Verification Lead will be responsible for processes, procedures, tools, and verification architectures for wireless systems

• Scope of responsibility also includes simulation and verification of FPGA/CPLD designs, requirements, and system validation

• Candidate is required to have extensive knowledge of modern digital design and verification concepts

• Strong analytical skills and the ability to prioritize assignments according to program goals

• Candidate must be able to coordinate and communicate effectively with members of cross‐functional teams and program management

• Hands-on technical lead position with opportunity to advance and form the verification process for wireless products

This position is contingent upon program award and final clearance.

Basic Qualifications:

• Bachelor’s degree in Electrical Engineering or other STEM (Science, Technology, Engineering or Mathematics) discipline with 14 years of digital verification engineering experience using industry standard simulation tools; 12 years with an MS degree; 9 years with PhD.

• Experience in RTL design and verification methodologies for wireless systems

• FPGA development process experience (requirements definition, conceptual design, detailed design, verification, and production release)

• Experience with Electronic Design Automation (EDA) Tools: QuestaSim

• Experience developing verification plans, test benches, bus functional models, and HW-SW integration debugging

• Experience with leading teams through product implementation or demonstration

• Clearance: A final DoD Secret clearance is required to start with ability to obtain higher level clearances.

• US Citizenship is required in order to obtain and maintain security clearance

Preferred Qualifications:

• Experience with scripting languages for Verification automation (Perl, TCL, Bash, and Makefile)

• Knowledge of Computer Architectures and Digital design (Memories, bus standards, microprocessors)

• Experience with functional verification methodology for the full life cycle of products

• Experience with leading a team with various levels of experience and skills

• Experience with the management of schedule, cost, and metric reporting

• Experience with Proposals and creating Basis of Estimates

• SoC verification and hardware accelerated simulation experience

• Active/Current DoD Secret Clearance or higher level

MSSDEAS

Salary Range: $181,400 - $272,200

The above salary range represents a general guideline; however, Northrop Grumman considers a number of factors when determining base salary offers such as the scope and responsibilities of the position and the candidate's experience, education, skills and current market conditions.

Employees may be eligible for a discretionary bonus in addition to base pay. Annual bonuses are designed to reward individual contributions as well as allow employees to share in company results. Employees in Vice President or Director positions may be eligible for Long Term Incentives. In addition, Northrop Grumman provides a variety of benefits including health insurance coverage, life and disability insurance, savings plan, Company paid holidays and paid time off (PTO) for vacation and/or personal business.

The application period for the job is estimated to be 20 days from the job posting date. However, this timeline may be shortened or extended depending on business needs and the availability of qualified candidates.

Northrop Grumman is committed to hiring and retaining a diverse workforce. We are proud to be an Equal Opportunity/Affirmative Action Employer, making decisions without regard to race, color, religion, creed, sex, sexual orientation, gender identity, marital status, national origin, age, veteran status, disability, or any other protected class. For our complete EEO/AA and Pay Transparency statement, please visit. U.S. Citizenship is required for all positions with a government clearance and certain other restricted positions.